



PRODUCT SPECIFICATION

CDTECH Model: **S035BWV99HN**

CUSTOMER Model: **-**

Description: **3.5 " TFT-LCD Module**

Version: **1.0**

CDTECH	PREPARED BY	CHECKED BY	APPROVED BY
SIGNATURE			
DATE	2023.9.7	2023.9.7	2023.9.7

CUSTOMER APPROVAL	SIGNATURE	DATE



Record of Revisions

[illegible]



Contents

1. General Specifications	4
2. Absolute Maximum Ratings	4
3. Electrical Characteristics	5
4. Interface Pin Assignment	6
5. Interface Characteristics	7
6. Optical Specifications	14
7. Reliability Test Items	17
8. Mechanical Drawing	18
9. Packing	19
10. Precautions for Use of LCD modules	20

1. General Specifications

1.1 LCM General Information

Item	Specification	Unit
LCD Size	3.5	inch
Number of Pixels	480 (H) RGB x 800 (V)	pixels
Display Mode	Normally Black	-
Viewing Direction	Free	o' clock
Interface	MIPI	-
Display Colors	16.7M	colors
Outline Dimension	49.36 (H) x 83.60 (V) x 2.15 (D)	mm
Active Area	45.36 (H) x 75.60 (V)	mm
Pixel Pitch	0.0945 (H) x 0.0945 (V)	mm
Driver IC	ST7701S	-
Operation Temperature	-20~70	°C
Storage Temperature	-30~80	°C

Note1:Requirements on environmental protection RoHS compliant.

2. Absolute Maximum Ratings

Item	Symbol	MIN.	MAX.	Unit	Note
Analog Supply voltage	VDD	-0.3	5.0	V	Note 1
Digital supply voltage	IOVCC	-0.3	3.6	V	Note 1

Note 1:Permanent damage may occur to the LCD module if beyond this specification.

Functional operation should be restricted to the conditions described under normal operating conditions.

3. Electrical Characteristics

3.1 Recommended Operating Condition for TFT LCD


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Analog Supply voltage	VCC	-	3.0	-	V	
Analog supply current	I _{VCC}	-	TBD	-	mA	VCC=3.0V
Logic supply voltage	IOVCC	-	3.0	-	V	
Logic supply current	I _{IOVCC}	-	TBD	-	mA	IOVCC=3.0V
Logic input voltage	VIH	0.7*IOVCC	-	IOVCC	V	
	VIL	GND	-	0.3*IOVCC	V	

3.2 Recommended Driving Condition for Backlight

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Driving Current	I _F	-	20	-	mA	
Driving Voltage	V _F	19.6	-	23.1	V	
Power consumption	W _{BL}	0.392	-	0.462	W	
LED Life-Time	N/A	-	50,000	-	Hours	Ta=25℃ Note 1

Note 1:LED lifetime is defined as the module brightness decay 50% of original brightness at Ta=25 degree, typical current.

Note 2:LED circuit :



4. Interface Pin Assignment

4.1 LCM Pin Assignment

No.	Symbol	Description
1	VSS	Ground
2	NC	No connection
3	LED+	Power for LED backlight (Anode)
4	NC	No connection
5	LED-	Power for LED backlight (Cathode)
6	VCC_3.0V	Power supply (3.0V)
7	VSS	Ground
8	IOVCC_3.0V	Power supply (3.0V)
9	RESX	Global reset pin
10	VSS	Ground
11	TE	Tearing effect output pin to synchronize to frame writing. If not used, open this pin
12	VSS	Ground
13	CP	MIPI Positive clock signal(+)
14	CN	MIPI Negative clock signal(-)
15	VSS	Ground
16	D1P	MIPI Positive data signal(+)
17	D1N	MIPI Negative data signal(-)
18	VSS	Ground
19	D0P	MIPI Positive data signal(+)
20	D0N	MIPI Negative data signal(-)
21	VSS	Ground
22	VDDT(Reserve)	Power supply for CTP(Reserve)
23	SCL(Reserve)	I2C clock input for CTP(Reserve)
24	SDA(Reserve)	I2C data input and output for CTP(Reserve)
25	RST(Reserve)	Reset Pin for CTP(Reserve)
26	INT(Reserve)	Interrupt signal for CTP(Reserve)
27	VSS(Reserve)	Ground(Reserve)

5. Interface Characteristics


5.1 POWER ON/OFF SEQUENCE

VDDI and VDDA can be applied or powered down in any order. During the Power Off sequence, if the LCD is in the Sleep Out mode, VDDA and VDDI must be powered down with minimum 120msec. If the LCD is in the Sleep In mode, VDDA and VDDI can be powered down with minimum 0msec after the RESX is released. CSX can be applied at any timing or can be permanently grounded. RESX has high priority over CSX.

Notes:

1. There will be no damage to the ST7701S if the power sequences are not met.
2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
3. There will be no abnormal visible effects on the display between the end of Power On Sequence and before receiving the Sleep Out command, and also between receiving the Sleep In command and the Power Off Sequence.
4. If the RESX line is not steadily held by the host during the Power On Sequence as defined in Sections 9.1 , then it will be necessary to apply the Hardware Reset (RESX) after the completion of the Host Power On Sequence to ensure correct operations. Otherwise, all the functions are not guaranteed.
5. When VDDA is in power off State , the MIPI must set in Ultra Low Power Mode (GND Level).

The power on/off sequence is illustrated below



5.2 AC Characteristics

5.2.1 MIPI Interface Characteristics

5.2.1.1 High Speed Mode




Figure 4 DSI clock channel timing

Figure 5 Rising and falling time on clock and data channel

$V_{DDI}=1.8, V_{DD}=2.8, A_{GND}=D_{GND}=0V, T_a=25\text{ }^{\circ}\text{C}$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-CLK+/-	$2xUI_{INSTA}$	Double UI instantaneous	2.5	25	ns	
DSI-CLK+/-	UI_{INSTA} UI_{INSTB}	UI instantaneous halves	1.25	12.5	ns	$UI = UI_{INSTA} = UI_{INSTB}$
DSI-Dn+/-	t_{DS}	Data to clock setup time	0.15	-	UI	
DSI-Dn+/-	t_{DH}	Data to clock hold time	0.15	-	UI	

Table 7 Mipi Interface- High Speed Mode Timing Characteristics

5.2.1.2 Low Power Mode




Figure 6 Bus Turnaround (BTA) from display module to MPU Timing




Figure 7 Bus Turnaround (BTA) from MPU to display module Timing

$VDDI=1.8, VDD=2.8, AGND=DGND=0V, T_a=25^\circ C$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-D0+/-	TLPXM	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	T_{LPXD}	$2 \times T_{LPXD}$	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	$5 \times T_{LPXD}$		ns	Input
DSI-D0+/-	TTA-GOD	Time to drive LP-00 after turnaround request-MPU	$4 \times T_{LPXD}$		ns	Output

Table 8 Mipi Interface Low Power Mode Timing Characteristics

Timing diagram for DSI RX line termination. The diagram shows the relationship between DSI-CLK+, DSI-CLK-, DSI-D0+, and DSI-D0- signals. It illustrates the transition from Low Power Mode (LP-11, LP-01, LP-00) to High Speed Mode (HS-prepare, HS-zero, HS-sync) and back to Low Power Mode (HS-skip, EOT, HS-trail, HS-exit). Key timing parameters are labeled: T_{LPX} , $T_{HS-prepare}$, $T_{HS-zero}$, $T_{HS-sync}$, $T_{HS-term-en}$, $T_{HS-settle}$, $T_{HS-skip}$, T_{EOT} , $T_{HS-trail}$, and $T_{HS-exit}$. The diagram also shows the capture of the 1st data bit and the disconnect terminator signal.

The diagram illustrates the timing sequence for DSI HS-0/1, HS-0, LP-11, LP-01, LP-00, HS-0, and HS-0/1 states. Key timing parameters and signals shown include:

- Signals:** DSI-CLK+, DSI-CLK-, DSI-D0+, DSI-D0-.
- Timing Parameters:**
 - T_{EDT} : Exit Delay Time
 - $T_{CLK-MISS}$: Clock Miss Time
 - $T_{CLK-SETTLE}$: Clock Settling Time
 - $T_{CLK-TERMIN}$: Clock Termination Time
 - $T_{CLK-POST}$: Clock Post Time
 - $T_{CLK-TRAIL}$: Clock Trail Time
 - $T_{HS-EXIT}$: HS Exit Time
 - T_{LPX} : LPX Time
 - $T_{CLK-PREPARE}$: Clock Prepare Time
 - $T_{CLK-ZERO}$: Clock Zero Time
 - $T_{CLK-PRE}$: Clock Pre Time
 - $T_{HS-prepare}$: HS Prepare Time
 - $T_{HS-SKIP}$: HS Skip Time
- States:** HS-0/1, HS-0, LP-11, LP-01, LP-00, HS-0, HS-0/1.
- Disconnect Terminator:** Indicated during the HS-0 state.

10 /20

VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25 °C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing						
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+6 UI	ns	Input
DSI-Dn+/-	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
DSI-Dn+/-	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+ 10UI	-	ns	Input
High Speed Mode to Low Power Mode Timing						
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
High Speed Mode to/from Low Power Mode Timing						
DSI-CLK+/-	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
DSI-CLK+/-	TCLK-TERM-EN	Time-out at clock lan display module to enable HS transmission	--	38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
DSI-CLK+/-	TEOT	Time form start of TCLK-TRAIL period to start of LP-11 state	-	105n s+12 UI	ns	Input

5.2.2 Reset Timing




Figure 9 Reset Timing

$VDDI=1.8, VDD=2.8, AGND=DGND=0V, T_a=25\text{ }^{\circ}\text{C}$

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms


Table 9 Reset Timing

Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (t_{RT}) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection also applies during a valid reset pulse as shown below:




5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

6. Optical Specifications

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Viewing Angle (CR≥10) B/L ON	θ_T	$\Phi=90^\circ$ (12 o'clock)	80	85	-	deg	Note2
	θ_B	$\Phi=270^\circ$ (6 o'clock)	80	85	-	deg	Note2
	θ_L	$\Phi=180^\circ$ (9 o'clock)	80	85	-	deg	Note2
	θ_R	$\Phi=0^\circ$ (3 o'clock)	80	85	-	deg	Note2
Response Time	T_{ON}	Normal $\theta=\Phi=0^\circ$	-	15	17	msec	Note4
	T_{OFF}		-	15	17	msec	Note4
Contrast Ratio	CR		800	1000	-	-	Note1 Note3
Color Chromaticity	W_X		0.247	0.297	0.347	-	Note1 Note5
	W_Y		0.273	0.323	0.373	-	Note1 Note5
Luminance	L		400	500	-	cd/m ²	Note1 Note7
Luminance Uniformity	Y_U		75	80	-	%	Note1 Note6
NTSC	-		64	69	-	%	-

Note 1:Definition of optical measurement system

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.



Note 2: Definition of viewing angle range and measurement system

Viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).





Fig. 1 Definition of viewing angle

Note 3: Definition of contrast ratio

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black” state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)

Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity

The luminance uniformity in surface luminance is determined by measuring luminance at each test position 1 through n, and then dividing the maximum luminance of n points luminance by minimum luminance of n points luminance. For more information see FIG.2.




Fig. 2 Definition of points

Note 7: Definition of Luminance (Refer Fig. 2)

Surface luminance is the luminance with all pixels displaying white.

L_v = Average Surface Luminance with all white pixels($P_1, P_2, P_3, \dots, P_n$).


7. Reliability Test Items

Test Item	Test Conditions
High Temperature Storage	Ta= +80℃ 96hrs
Low Temperature Storage	Ta= -30℃ 96hrs
High Temperature Operation	Ta= +70℃ 96hrs
Low Temperature Operation	Ta= -20℃ 96hrs
High Temperature and Humidity Storage	Ta= +60℃, 90% RH 96hrs
Thermal Shock (Non-operation)	-30℃/30 min ~ +80℃/30 min for 20 cycles Start with cold temperature end with high temperature
Electro Static Discharge	Contact = ± 4 kV, class B Air = ± 8 kV, class B R=330Ω,C=150pF
Vibration	Sweep: 10Hz~55Hz~10Hz Stroke: 1.5mm 2 hrs for each direction of X .Y. Z.
Mechanical Shock	60G 6ms,±X,±Y,±Z 3 times for each direction
Package Drop Test	Height: 60 cm 1 corner, 3 edges, 6 surfaces

Notes: The test result shall be evaluated after the sample has been left at room temperature and humidity for 2 hours without load. No condensation shall be accepted. The sample will not be accepted if appear these defects:


- 1). Air bubble in the LCD
- 2). Seal leak or Glass crack
- 3). Non display or abnormal display
- 4). Brightness reduction >50%

8. Mechanical Drawing



9. Packing

Packing Method



Steps:

1. Put module into tray cavity
2. Tray stacking
3. Put 1 cardboard under the tray stack and 1 cardboard above
4. Fix the cardboard to the tray stack with adhesive tape
5. Put the tray stack into carton
6. Carton sealing with adhesive tape

10. Precautions for Use of LCD modules

10.1 Handling Precautions

10.1.1. The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

10.1.2. If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

10.1.3. Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

10.1.4. The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.

10.1.5. If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketene
- Aromatic solvents

10.1.6. Do not attempt to disassemble the LCD Module.

10.1.7. If the logic circuit power is off, do not apply the input signals.

10.1.8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.

10.1.8.1. Be sure to ground the body when handling the LCD Modules.

10.1.8.2. Tools required for assembly, such as soldering irons, must be properly ground.

10.1.8.3. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.

10.1.8.4. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

10.2 Storage Precautions

10.2.1. When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.

10.2.2. The LCD modules should be stored under the storage temperature range if the LCD modules will be stored for a long time, the recommend condition is :

Temperature : 0℃ ~40℃ Relatively humidity: ≤80%

10.2.3. The LCD modules should be stored in the room without acid, alkali and harmful gas.

10.3 Transportation Precautions

The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.