



CDTech(H.K.)Electronics Limited

Product Specification

Model Name	S024HQ42EN
Description	TFT LCD Module 2.4" QVGA 240(RGB)x320 Dots
Date	2019/11/27
Version	2.0

Approved by/Date	Check by/Date	Prepared by/Date
ZHP 2019/11/27	HZX 2019/11/27	Yigui.Han 2019/11/27

Customer Approval	
Date	



CDTech(H.K.)Electronics Limited

Table of Contents

1. Record of Revision	3
2. General Specifications	4
3. Input/Output Terminals	5
4. Absolute Maximum Rating	6
5. Timing characteristics	6
6. Interface Timing	8
7 Optical Characteristics	13
8 Environmental / Reliability Tests	16
9 Mechanical Drawing	17
10 Packing	18
11 Precautions for Use of LCD modules	19

[illegible]

2. General Specifications

Feature		Spec
Characteristics	Size	2.4 inch
	Resolution	240(horizontal)*320(Vertical)
	Interface	MCU8/16 bit OR RGB 18bit
	Connect type	Connector
	Display Colors	262K
	Technology type	a-Si
	Pixel pitch (mm)	0.153*0.153
	Pixel Configuration	R.G.B.-Stripe
	Display Mode	Normally Black
	Driver IC	ILI9340X
	Viewing Direction	Full view
Mechanical	LCM (W x H x D) (mm)	42.72*60.26*2.20
	Active Area(mm)	36.72*48.96
	Weight (g)	TBD
	LED Numbers	4 LEDs

Note 1: Requirements on Environmental Protection: RoHs

Note 2: LCM weight tolerance: +/- 5%

3. Input/Output Terminals

LCD PIN-MAP

PIN NO.	PIN NAME	DESCRIPTION																																										
1	VCI	Power supply.																																										
2	IOVCC	Digital power supply.																																										
3	IM0	<table><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>80 MCU 16-bit bus interface II</td><td>D[8:1]</td><td>D[17:10], D[8:1]</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>80 MCU 8-bit bus interface II</td><td>D[17:10]</td><td>D[17:10]</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>80 MCU 18-bit bus interface II</td><td>D[8:1]</td><td>D[17:0]</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>80 MCU 9-bit bus interface II</td><td>D[17:10]</td><td>D[17:9]</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>3-wire 9-bit data serial interface II</td><td colspan="2">SDI: In SDO: Out</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>4-wire 8-bit data serial interface II</td><td colspan="2">SDI: In SDO: Out</td></tr></table>	1	0	0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1]	1	0	0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10]	1	0	1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]	1	0	1	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]	1	1	0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Out		1	1	1	0	4-wire 8-bit data serial interface II	SDI: In SDO: Out	
1	0		0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1]																																					
1	0		0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10]																																					
1	0		1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]																																					
1	0		1	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]																																					
1	1		0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Out																																						
1	1	1	0	4-wire 8-bit data serial interface II	SDI: In SDO: Out																																							
4	IM3																																											
5	IM2																																											
6	IM1																																											
7	RESET	Reset signal input terminal																																										
8	VSYNC	Vertical Sync signal																																										
9	HSYNC	Horizontal Sync signal																																										
10	DOTCLK	Dot clock signal.																																										
11	ENABLE	Data Enable																																										
12~29	DB17~DB0	DATA BUS.																																										
30	SDO	Reset signal input terminal, active at 'L'																																										
31	SDI	Serial Data.																																										
32	RD	Read signal																																										
33	WR/(D/CX)	8080-I system :Write signal Serial interface: Data or command select.																																										
34	RS/(SCL)	8081-I system :Data or command select. Serial interface:Serial clock signal.																																										
35	CS	Chip select																																										
36	GND	System Ground																																										
37	LEDA	LED Anode.																																										
38	LEDK	LED Cathode.																																										
39	LEDK	LED Cathode.																																										
40	NC	No connection																																										
41	NC	No connection																																										
42	NC	No connection																																										
43	NC	No connection																																										
44	NC	No connection																																										
45	NC	No connection																																										

4. Absolute Maximum Rating

Driving TFT LCD Panel

Item	Symbol	MIN	MAX	Unit	Remark
Supply Voltage	V _{CC}	2.5	4.6	V	
Input Voltage	IOVCC	1.65	4.6	V	
Operating Temperature	T _{OPR}	-20	60	°C	
Storage Temperature	T _{STG}	-30	70	°C	

5. Timing characteristics

5.1 ELECTRICAL CHARACTERISTICS

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Analog Supply Voltage	V _{CC}	2.5	2.8	3.3	V	
Logic Signal Input /Output Voltage	IOVCC	1.65	1.8	3.3	V	
Input Signal Voltage	Low Level	V _{IL}	VSS	-	0.3x IOVCC	V
	High Level	V _{IH}	0.7x IOVCC	-	IOVCC	V
TFT Common Electrode	V _{COMH}	2.5	-	5	V	
TFT Gate ON Voltage	V _{GH}	10	-	16	V	
TFT Gate ON Voltage	V _{GL}	-10	-	-5	V	

5.2 LED Driving Conditions

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F	-	20	-	mA	
Forward Voltage	V _F	22.8	24	25.2	V	
Backlight Power consumption	W _{BL}	-	0.48	-	W	
LED Lifetime		-	30000	-	Hrs	

Note 1: Each LED: $I_F = 20 \text{ mA}$, $V_F = 6.0 \pm 0.3 \text{ V}$.

Note 2: Optical performance should be evaluated at $T_a = 25^\circ\text{C}$ only.

Note 3: If LED is driven by high current, high ambient temperature & humidity condition. The life Time of LED will be reduced. Operating life means brightness goes down to 50% initial brightness. Typical operating life time is estimated data.





Figure: LED connection of backlight(Constant Current)

5.3 Block Diagram



6. Interface Timing

6.1 DC Electrical Characteristics

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power and Operation Voltage							
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	1.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	15.0	Note3
Gate Driver Low Voltage	VGL	V	-	-12.6	-	-7.0	Note3
Driver Supply Voltage	-	V	[VGH-VGL]	19	-	27.6	Note3
Input and Output							
Logic High Level Input Voltage	VIH	V	-	0.7*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	GND	-	0.3*IOVCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	GND	-	0.2*IOVCC	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or GND	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM Amplitude	VCOMA	V			GND		Note3
Source Driver							
Source Output Range	Vsout	V	-	VREG2OUT	-	VREG1OUT	Note4


Note 1: IOVCC=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=GND=0V, Ta=-30 to 80 ℃.

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, DB[17:0], DCX, RESX, TE, DOTCLK, VSYNC, HSYNC, ENABLE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

[illegible]




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	t_{SCYCW}	Serial Clock Cycle (Write)	66	-	ns	
	t_{SHW}	SCL "H" Pulse Width (Write)	33	-	ns	
	t_{SLW}	SCL "L" Pulse Width (Write)	33	-	ns	
	t_{SCYCW}	Serial Clock Cycle (Write RGB data)	15	-	ns	MTK-2 lane mode only
	t_{SHW}	SCL "H" Pulse Width (Write RGB data)	4	-	ns	MTK-2 lane mode only
	t_{SLW}	SCL "L" Pulse Width (Write RGB data)	4	-	ns	MTK-2 lane mode only
	t_{SCYCR}	Serial Clock Cycle (Read)	150	-	ns	
	t_{SHR}	SCL "H" Pulse Width (Read)	75	-	ns	
	t_{SLR}	SCL "L" Pulse Width (Read)	75	-	ns	
SDA / SDI (Input)	t_{GDS}	Data setup time (Write)	30	-	ns	
	t_{GDH}	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	t_{ACC}	Access time (Read)	10	-	ns	
	t_{OH}	Output disable time (Read)	10	70	ns	
CSX	t_{SCC}	SCL-CSX	20	-	ns	
	t_{CHW}	CSX "H" Pulse Width	40	-	ns	
	t_{CSS}	CSX-SCL Time(write)	15	-	ns	
	t_{CSH}		15	-	ns	

Note: $T_a = 25^\circ\text{C}$, $IOVCC=1.65\text{V to }3.3\text{V}$, $VCI=2.5\text{V to }3.3\text{V}$, $AGND=GND=0\text{V}$



Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC / HSYNC	t_{SYNCs}	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode
	t_{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	t_{ENS}	ENABLE setup time	15	-	ns	
	t_{ENH}	ENABLE hold time	15	-	ns	
DB[17:0]	t_{PDS}	Data setup time	15	-	ns	
	t_{PDH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level period	33	-	ns	6-bit bus RGB interface mode
	PWDL	DOTCLK low-level period	33	-	ns	
	t_{CYCD}	DOTCLK cycle time(18 bit)	66	-	ns	
	$t_{\text{rgr}}, t_{\text{fgr}}$	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
VSYNC / HSYNC	t_{SYNCs}	VSYNC/HSYNC setup time	15	-	ns	
	t_{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	t_{ENS}	ENABLE setup time	15	-	ns	6-bit bus RGB interface mode
	t_{ENH}	ENABLE hold time	15	-	ns	
DB[17:0]	t_{PDS}	Data setup time	15	-	ns	
	t_{PDH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level pulse period	25	-	ns	
	PWDL	DOTCLK low-level pulse period	25	-	ns	
	t_{CYCD}	DOTCLK cycle time (6 bit)	50	-	ns	
	$t_{\text{rgr}}, t_{\text{fgr}}$	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	


Note: $T_a = -30$ to 80°C , $IOVCC=1.65\text{V}$ to 3.3V , $VCI=2.5\text{V}$ to 3.3V , $AGND=GND=0\text{V}$



Parallel 18/16/6-bit RGB Interface Timing Characteristics

6.3 Power ON/OFF Sequence

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10μsec after both VCI and IOVCC have been applied.



Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

7. Optical Characteristics

Items		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark	Note
Response time		Tr+Tf	-	-	45	65	ms	FIG.1	Note4
Contrast Ratio		CR		300	350	-	-	FIG.2	Note1
Surface luminance		LV	$\theta = 0^\circ$	650	850	-	cd/m2	FIG.2	Note2
Luminance uniformity		Yu	$\theta = 0^\circ$	80	-	-	%	FIG.2	Note3
NTSC		-	$\theta = 0^\circ$	-	60	-	%	FIG.2	Note5
Viewing angle		θ Cr>10	$\phi = 90^\circ$	-	80	-	deg	FIG.3	Note6
			$\phi = 270^\circ$	-	80	-	deg	FIG.3	
			$\phi = 0^\circ$	-	80	-	deg	FIG.3	
			$\phi = 180^\circ$	-	80	-	deg	FIG.3	
Chromaticity	Red	R _x	$\theta = 0^\circ$ $\phi = 0^\circ$ Ta=25°	TBD	TBD	TBD	-	FIG.2 CIE1931	Note5
		R _y		TBD	TBD	TBD	-		
	Green	G _x		TBD	TBD	TBD	-		
		G _y		TBD	TBD	TBD	-		
	Blue	B _x		TBD	TBD	TBD	-		
		B _y		TBD	TBD	TBD	-		
	White	W _x		TBD	TBD	TBD	-		
		W _y		TBD	TBD	TBD	-		

Note1. Definition of contrast ratio

Contrast ratio(Cr) is defined mathematically by the following formula. For more information see FIG.2.

$$\text{Contrast ratio} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

For contrast ratio, Surface Luminance, Luminance uniformity and CIE, the testing data is based on TOPCON's BM-5 or BM-7 photo detector or compatible.

Note2. Definition of surface luminance.

Surface luminance is the luminance with all pixels displaying white. For more information see FIG.2.

Lv = Average Surface Luminance with all white pixels(P1,P2,P3,,Pn)

Note3. Definition of luminance uniformity

The luminance uniformity in surface luminance is determined by measuring luminance at each test position 1 through n, and then dividing the maximum luminance of n points luminance by minimum luminance of n points luminance. For more information see FIG.2.

$$YU = \frac{\text{Minimum surface luminance with all white pixels (P1,P2,P3,.....,Pn)}}{\text{Maximum surface luminance with all white pixels (P1,P2,P3,.....,Pn)}}$$

Note4. Definition of response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black” state. Rise time (T_r) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T_f) is the time between photo detector output intensity changed from 10% to 90%.

For additional information see FIG1.

Note5. Definition of color chromaticity (CIE1931)

CIE (x,y) chromaticity, The x,y value is determined by screen active area center position P5. For more information see FIG.2.

Note6. Definition of viewing angle

Viewing angle is the angle at which the contrast ratio is greater than 10. Angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG.3.

For viewing angle and response time testing, the testing data is base on Autronic-Melchers' s ConoScope or DMS series Instruments or compatible.

FIG.1.The definition of response Time




FIG.2. Measuring method for contrast ratio, surface luminance,

luminance uniformity, CIE (x,y) chromaticity


Size : $S \leq 5"$ (see Figure a) A : 5 mm B : 5 mm

H,V : Active area

Light spot size $\varnothing = 5\text{mm}$ (BM-5) or $\varnothing = 7.7\text{mm}$ (BM-7) 50cm distance or compatible distance from the LCD surface to detector lens.

test spot position : see Figure a.

measurement instrument : TOPCON's luminance meter BM-5 or BM-7 or compatible (see Figure c).



Size : $5'' < S \leq 12.3''$ (see Figure b) H,V : Active area

Light spot size $\varnothing = 5\text{mm}$ (BM-5) or $\varnothing = 7.7\text{mm}$ (BM-7) 50cm distance or compatible distance from the LCD surface to detector lens.

test spot position : see Figure b.

measurement instrument : TOPCON's luminance meter BM-5 or BM-7 or compatible (see Figure c).




Figure c





Figure b

FIG.3.The definition of viewing angle




8. Environmental / Reliability Tests

No	Test Item	Condition	Remarks
1	High Temperature Operation	Ts= +60℃, 96hrs	Note 1 IEC60068-2-2, GB2423. 2-89
2	Low Temperature Operation	Ta= -20℃, 96hrs	Note 2 IEC60068-2-1 GB2423.1-89
3	High Temperature Storage	Ta= +70℃, 120hrs	IEC60068-2-2 GB2423. 2-89
4	Low Temperature Storage	Ta= -30℃, 120hrs	IEC60068-2-1 GB/T2423.1-89
5	High Temperature & Humidity Storage	Ta= +60℃, 90% RH max, 120 hours	IEC60068-2-3 GB/T2423.3-2006
6	Thermal Shock (Non-operation)	-20℃ 30 min ~ +60℃ 30 min Change time: 5min, 30 Cycle	Start with cold temperature, end with high temperature IEC60068-2-14, GB2423.22-87
7	Electro Discharge (Operation) Static	C=150pF, R=330 Ω, 5 points/panel Air:±8KV, 5 times; Contact: ±4KV, 5 times; (Environment: 15℃ ~ 35℃, 30% ~ 60%, 86Kpa ~ 106Kpa)	IEC61000-4-2 GB/T17626.2-1998
8	Vibration (Non-operation)	Frequency range: 10~55Hz, Stroke: 1.mm Sweep: 10Hz~55Hz~10Hz 2 hours for each direction of X .Y. Z. (package condition)	IEC60068-2-6 GB/T2423.5-1995
9	Shock (Non-operation)	60G 6ms, ± X, ±Y , ± Z 3 times for each direction	IEC60068-2-27 GB/T2423.5-1995
10	Package Drop Test	Height: 80 cm, 1 corner, 3 edges, 6 surfaces	IEC60068-2-32 GB/T2423.8-1995


Note:1. Ts is the temperature of panel's surface.
2. Ta is the ambient temperature of sample.
3. The size of sample is 5pcs.

9. Mechanical Drawing



10. Packing

Packing Method



1. Put module into tray cavity:
2. Tray stacking
3. Put 1 cardboard under the tray stack and 1 cardboard above:
4. Fix the cardboard to the tray stack with adhesive tape:
5. Put the tray stack into carton.
6. Carton sealing with adhesive tape.

11. Precautions for Use of LCD modules

11.1 Handling Precautions

11.1.1. The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

11.1.2. If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

11.1.3. Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

11.1.4. The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.

11.1.5. If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketene
- Aromatic solvents

11.1.6. Do not attempt to disassemble the LCD Module.

11.1.7. If the logic circuit power is off, do not apply the input signals.

11.1.8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.

11.1.8.1. Be sure to ground the body when handling the LCD Modules.

11.1.8.2. Tools required for assembly, such as soldering irons, must be properly ground.

11.1.8.3. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.

11.1.8.4. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

11.2 Storage Precautions

11.2.1. When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.

11.2.2. The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:

Temperature : 0°C ~ 40°C Relatively humidity: ≤80%

11.2.3. The LCD modules should be stored in the room without acid, alkali and harmful gas.

11.3 Transportation Precautions



CDTech(H.K.)Electronics Limited

The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.